US 20030177638	20030177638 20030925 Method of fabricating a high-laver-count backplane	29/846	Goergen, Joel R.
US 6400570 B2	20020604 Plated through-holes for signal interconnections in an electronic component assembly	361/704	Schreffler, Gary J.
US 5229550 A	19930720 Encapsulated circuitized power core alignment and lamination	174/262	Bindra, Perminder S. et a
US 5072075 A	19911210 Double-sided hybrid high density circuit board and method of making same	174/264	Lee, James C. K. et al.
US 5311406 A	19940510 Microstrip printed wiring board and a method for making same	361/792	Snodgrass, Kenneth L. e
US 6098282 A	20000808 Laminar stackable circuit board structure with capacitor	29/852	Frankeny, Jerome Albert
US 5800575 A	19980901 In situ method of forming a bypass capacitor element internally within a capacitive PCB	29/25.42	Lucas, Gregory L.
US 5659951 A	19970826 Method for making printed circuit board with flush surface lands	29/830	Gall, Thomas Patrick et a
US 5576519 A	19961119 Anisotropic interconnect methodology for cost effective manufacture of high density printed wiring boa 174/265	oa174/265	Swamy, Deepak N.
US 5736679 A	19980407 Deformable interconnect structure for connecting an internal plane to a through-hole in a multilayer cir 174/250	cir 174/250	Kresge, John Steven et a
US 5456004 A	19951010 Anisotropic interconnect methodology for cost effective manufacture of high density printed circuit boa 29/852	oa29/852	Swamy, Deepak N.
US 5142775 A	19920901 Bondable via	29/852	Wiley, John P.
US 5010641 A	19910430 Method of making multilayer printed circuit board	29/830	Sisler, John R.
US 5183972 A	19930202 Copper/epoxy structures	174/251	Duane, Diana C. et al.
US 6532143 B2	tor	361/301.4	Figueroa, David G. et al.
US 6496356 B2	20021217 Multilayer capacitance structure and circuit board containing the same and method of forming the sa	am361/306.3	sam 361/306.3 Japp, Robert M. et al.
US 6521530 B2	20030218 Composite interposer and method for producing a composite interposer	438/667	Peters, Michael G. et al.
US 6343001 B1	20020129 Multilayer capacitance structure and circuit board containing the same	361/306.3	Japp, Robert M. et al.
US 6388204 B1	20020514 Composite laminate circuit structure and methods of interconnecting the same	174/261	Lauffer, John M. et al.
US 5796587 A	19980818 Printed circut board with embedded decoupling capacitance and method for producing same	361/763	Lauffer, John M. et al.
US 4916260 A	19900410 Circuit member for use in multilayered printed circuit board assembly and method of making same	174/268	Broaddus, Cynthia J. et a
US 6180215 B1	20010130 Multilayer printed circuit board and manufacturing method thereof	428/209	Sprietsma, John T. et al.
US 5263245 A	19931123 Method of making an electronic package with enhanced heat sinking	29/840	Patel, Maganlal S. et al.
US 5457593 A	19951010 Apparatus for connecting multi-wire telecommunication cabling to surge protector modules	361/119	Glaser, James A. et al.
US 6055160 A	20000425 High temperature oven electrical feed through	361/742	Schmidt, Glen Eugene et
US 5189261 A	19930223 Electrical and/or thermal interconnections and methods for obtaining such	174/263	Alexander, Lawrence C.
US 4771366 A	19880913 Ceramic card assembly having enhanced power distribution and cooling	361/705	Blake, Bruce E. et al.
US 4891616 A	19900102 Parallel planar signal transmission system	333/236	Renken, Gerald W. et al.
US 6081340 A	20000627 Image processing method to reduce marking material coverage with non-linear specifications	358/1.1	Klassen, R. Victor
US 5870274 A	19990209 Capacitive PCB with internal capacitive laminate	361/311	Lucas, Gregory L.
US 5566083 A	19961015 Method for analyzing voltage fluctuations in multilayered electronic packaging structures	703/4	Fang, Jiayuan
US 5261153 A	19931116 In situ method for forming a capacitive PCB	29/830	Lucas, Gregory L.
US 4694123 A	19870915 Backplane power connector system	174/117F	174/117FF Massey, Edwin M.
US 6030693 A	20000229 Method for producing multi-layer circuit board and resulting article of manufacture	428/209	Boyko, Christina Marie et
US 6229095 B1	20010508 Multilayer wiring board	174/255	Kobayashi, Naoki
US 5397861 A	19950314 Electrical interconnection board	174/250	Urquhart, II, David H.
US 6015300 A	20000118 Electronic interconnection method and apparatus for minimizing propagation delays	439/61	Schmidt, Jr., Raymond J

•

US 5841074 A	19981124 Backplane power distribution system having impedance variations in the form of spaced voids	174/250	Egan, Patrick Kevin et a
US 4862161 A	1	340/2.22	Schomers, Josef
US 5548734 A	19960820 Equal length symmetric computer bus topology	710/305	Kolinski, Jerzy et al.
US 5308926 A	19940503 Compact isolating backplane for routing electronic signals	174/250	Auerbuch, Marcus J. et a
US 5682298 A	19971028 Balancing power distribution in a power supply system with redundant power sources	361/794	Raynham, Michael B.
US 6091609 A	20000718 Electronic circuit card having transient-tolerant distribution planes	361/794	Hutson, Maurice Leron e
US 6181004 B1	20010130 Digital signal processing assembly and test method	257/691	Koontz, Jerry D. et al.
US 6333981 B1	20011225 Shelf driver unit and method	379/325	Weir, Stephen et al.
US 6573600 B2	20030603 Multilayer wiring substrate having differential signal wires and a general signal wire in different planes 257/750	s 257/750	Kikuchi, Atsushi et al.
US 5418690 A		361/794	Conn, Robert B. et al.
US 6407341 B1	20020618 Conductive substructures of a multilayered laminate	174/255	Anstrom, Donald O. et a
US 3739469 A	19730619 MULTILAYER PRINTED CIRCUIT BOARD AND METHOD OF MANUFACTURE	29/852	Dougherty, Jr., William E
US 5743004 A	19980428 Method of forming electronic multilayer printed circuit boards or cards	29/830	Chobot, Ivan Ivor et al.
US 6388890 B1	20020514 Technique for reducing the number of layers in a multilayer circuit board	361/780	Kwong, Herman et al.
US 5930119 A	19990727 Backplane having reduced LC product	361/788	Berding, Andrew R.
US 5912809 A	19990615 Printed circuit board (PCB) including channeled capacitive plane structure	361/780	Steigerwald, Todd W. et
US 5191174 A	19930302 High density circuit board and method of making same	174/266	Chang, Chi S. et al.
US 4675789 A	19870623 High density multilayer printed circuit board	361/794	Kuwabara, Kiyoshi et al.
US 6489570 B2	20021203 Multi-layer circuit board	174/255	Cheng, Yu-Chiang
US 3740678 A	19730619 STRIP TRANSMISSION LINE STRUCTURES	333/238	Hill, Yates M.
US 6236572 B1	20010522 Controlled impedance bus and method for a computer system	361/794	Teshome, Abeye et al.
US 5574630 A	19961112 Laminated electronic package including a power/ground assembly	361/792	Kresge, John S. et al.
US 4933228 A	19900612 Thermosetting resin and prepreg and laminate using the same	428/209	Katagiri, Junichi et al.
US 6497943 B1	20021224 Surface metal balancing to reduce chip carrier flexing	428/209	Jimarez, Lisa J. et al.

L	Hits	Search Text	DB	Time stamp
Number				
1	8856	printed adj circuit adj board and	USPAT;	2004/02/18
2	386	multi\$1layer (printed adj circuit adj board and	EPO; JPO USPAT;	12:06 2004/02/18
-		multi\$1layer) and signal adj (plane	EPO; JPO	12:07
		layer) and (ground power reference) adj		
3	22	(plane layer) ("3739469" "4170819" "4211603"	USPAT	2004/02/18
3	22	"4675788" "4679872" "5057809"	051711	12:09
		"5225969" "5374788" "5376759"		
		"5421083" "5459642" "5565262" "5612660" "5808529" "5823795"		
		"5847451" "5853303" "5876842"		
		"5921815" "5949030" "6019639"		
4	7	"6228511").PN. ("5006820" "5281151" "5451721"	USPAT	2004/02/18
ד	'	"5686764" "6194668" "6271478"	OSTAI	12:13
	_	"6335493").PN.		2004/00/10
5	7	("5363280" "5371653" "5451720" "5473813" "5590030" "5743004"	USPAT	2004/02/18
		"6080012").PN.		
6	6	5743004.URPN.	USPAT	2004/02/18
7	3	 ("5281151" "5451721" "5686764").PN.	USPAT	12:15 2004/02/18
,				12:18
8	29	4511950.URPN.	USPAT	2004/02/18 12:31
9	13	("4328530" "4450029" "4511950"	USPAT	2004/02/18
		"4575745" "4616292" "4628411"		12:32
		"4647877" "4694123" "5102352" "5136471" "5418690" "5451720"		
		"5523921").PN.		
12	10	5930119.URPN.	USPAT	2004/02/18
13	9	 ("4362899" "4738632" "4879433"	USPAT	14:09 2004/02/18
		"5365406" "5509066" "5541369"		14:10
16	24	"5568361" "5696667" "5764489").PN. 4675789.URPN.	USPAT	2004/02/18
16	24	40/3/09. ORFN.	OJEKI	14:14
17	6	("3519959" "3568000" "3680005"	USPAT	2004/02/18
20	27	"3740678" "4362899" "4498122").PN. 3740678.URPN.	USPAT	14:18 2004/02/18
	"			14:27
21	932	174/\$.ccls. and dielectric and (signal	USPAT;	2004/02/18 16:49
22	211	ground power) adj (plane layer core) (174/\$.ccls. and dielectric and (signal	EPO; JPO USPAT;	2004/02/18
		ground power) adj (plane layer core)) and	EPO; JPO	16:39
23	49	laminat\$4 and copper with thick\$4 257/7\$.ccls. and dielectric and (signal	USPAT;	2004/02/18
23	39	ground power) adj (plane layer core) and	EPO; JPO	16:51
24	70	lamination and (copper cu) with thickness	IICDAT.	2004/02/19
24	79	361/7\$.ccls. and dielectric and (signal ground power) adj (plane layer core) and	USPAT; EPO; JPO	2004/02/18
		lamination and (copper cu) with thickness		
25	43		USPAT; EPO; JPO	2004/02/18
		ground power) adj (plane layer core) and lamination and (copper cu) with thickness	EPO, JPO	10.34
26	13	333/\$.ccls. and dielectric and (signal	USPAT;	2004/02/18
		ground power) adj (plane layer core) and lamination and (copper cu) with thickness	EPO; JPO	16:55
_	6	backplane.ti. and goergen.in.	USPAT;	2004/02/09
			US-PGPUB;	18:56
_	673	multi\$1layer adj circuit with board and	EPO; JPO USPAT;	2004/02/09
	0/3	laminat\$3 and through adj hole	EPO; JPO	18:57
-	83		USPAT;	2004/02/09
		laminat\$3 and through adj hole) and (copper power signal) adj layer same	EPO; JPO	18:58
		dielectric		

-	1	5311406.pn.	USPAT;	2004/02/09
			EPO; JPO	19:00
-	64	29/\$.ccls. and multi\$1layer with	USPAT;	2004/02/13
-		(substrate board) and (dielectric insulat\$3) adj layer and laminat\$4 and	EPO; JPO	15:45
		power adj (plane layer)		
	12	(backplane back\$1plane) and multi\$1layer	USPAT;	2004/02/13
-	13	with (substrate board) and (dielectric	EPO; JPO	15:48
		insulat\$3) adj layer and laminat\$4 and	210, 010	10.10
		power adj (plane layer)		
_	124	stack\$3 and multi\$1layer with (substrate	USPAT;	2004/02/13
		board) and (dielectric insulat\$3) adj	EPO; JPO	15:58
		layer and laminat\$4 and power adj (plane		
ł		layer)		
-	299	circuit adj board and stack\$3 and	USPAT;	2004/02/13
		multi\$1layer with (substrate board) and	EPO; JPO	16:17
		(dielectric insulat\$3) adj (film layer		
		plane material) and laminat\$4 and (ground		
	268	power) adj (plane layer film) circuit adj board and stack\$3 and	USPAT;	2004/02/13
-	268	multi\$11ayer with (substrate board) and	EPO; JPO	16:19
		(dielectric insulat\$3) adj (film layer	EFO, OFO	10.15
		plane material) and laminat\$4 and (ground		
		power signal) adj (plane layer film) and		
		copper		
_	26	three with (ounce oz) with copper with	USPAT;	2004/02/13
		(layer film plane)	EPO; JPO	16:51
i –	1	4891616.pn.	USPAT;	2004/02/17
			EPO; JPO	11:47
-	1	6081340.pn.	USPAT;	2004/02/17
			EPO; JPO	11:48
-	1	5010641.pn.	USPAT; EPO; JPO	2004/02/17
	1	5870274.pn.	USPAT;	2004/02/17
-	1	3070274.pm.	EPO; JPO	11:49
_	1	5566083.pn.	USPAT;	2004/02/17
	_		EPO; JPO	11:49
_	1	5261153.pn.	USPAT;	2004/02/17
		-	EPO; JPO	11:50
-	1	4694123.pn.	USPAT;	2004/02/17
			EPO; JPO	11:50
-	1	6030693.pn.	USPAT;	2004/02/17
	1	F311406	EPO; JPO USPAT;	11:50
-	1	5311406.pn.	EPO; JPO	11:51
1_	1	6229095.pn.	USPAT;	2004/02/17
	1	0223033.pii.	EPO; JPO	11:51
_	1	5397861.pn.	USPAT;	2004/02/17
1		<u>-</u>	EPO; JPO	11:52
-	1	6015300.pn.	USPAT;	2004/02/17
1			EPO; JPO	11:52
-	1	5841074.pn.	USPAT;	2004/02/17
	-	4962161 mm	EPO; JPO USPAT;	11:53
-	1	4862161.pn.	EPO; JPO	11:53
1_	1	5548734.pn.	USPAT;	2004/02/17
			EPO; JPO	11:53
_	1	5308926.pn.	USPAT;	2004/02/17
			EPO; JPO	11:54
_	1	5682298.pn.	USPAT;	2004/02/17
		-	EPO; JPO	11:54
-	1	6091609.pn.	USPAT;	2004/02/17
			EPO; JPO	11:55
-	1	6181004.pn.	USPAT;	2004/02/17
		C222001	EPO; JPO	11:55
-	1	6333981.pn.	USPAT; EPO; JPO	2004/02/17 12:06
_	1	6573600.pn.	USPAT;	2004/02/17
-	1	0373000.pii.	EPO; JPO	12:06
_	2	5841074.URPN.	USPAT	2004/02/17
	"			14:32
<u> </u>				

_	13	("4328530" "4450029" "4511950"	USPAT	2004/02/17
		"4575745" "4616292" "4628411"		14:32
		"4647877" "4694123" "5102352"		
		"5136471" "5418690" "5451720"		
		"5523921").PN.		
	6	6181004.URPN.	USPAT	2004/02/17
-	•	0101004.0KFN.	001111	14:34
	70	(#4100277# #4C45972# #4771425#	USPAT	2004/02/17
-	70	("4100377" "4645872" "4771425"	USFAI	
		"4802199" "4843606" "4866704"		14:40
}	ł	"4886704" "4896350" "4964159"		
		"4969184" "5068888" "5159592"		
		"5185502" "5208806" "5208811"		
		"5212691" "5309437" "5327486"		
		"5333188" "5341374" "5343517"		}
		"5375118" "5400068" "5406557"		1
		"5406620" "5428608" "5430727"		1
		"5432848" "5432907" "5438565"		
		"5440554" "5444477" "5457684"		1
		"5463625" "5469504" "5473680"		
		"5479487" "5481600" "5491693"		
		"5511114" "5519704" "5521914"		
]		"5526353" "5533018" "5541917"		
1		"5541927" "5553063" "5561670"		
		"5563937" "5572643" "5583920"		
			ļ	
		, ,		
		•••••	İ	
		"5646982" "5712907" "5724355"		
		"5742596" "5742670" "5790548"		
		"5867495" "5889774" "5894512"		
		"6103135" "6131279" "6181004"		
	l	"6255039").PN.		
-	1180	multi\$1layer with circuit adj board and	USPAT;	2004/02/17
		(ground signal power) adj (plane layer	EPO; JPO	18:05
		film)		
-	463	(multi\$1layer with circuit adj board and	USPAT;	2004/02/17
		(ground signal power) adj (plane layer	EPO; JPO	18:06
1		film)) and dielectric and laminat\$3	į	
_	395	1	USPAT;	2004/02/17
		(ground signal power) adj (plane layer	EPO; JPO	18:06
		film)) and dielectric and laminat\$3) and	-,,	
	1	copper		
_	20	(((multi\$1layer with circuit adj board	USPAT;	2004/02/17
-	20		EPO; JPO	18:07
		and (ground signal power) adj (plane	E.O., 0.FO	1 -0.07
		layer film)) and dielectric and		
		laminat\$3) and copper) and (polyphenylene		
		FR-4 adj1 resin)	нерал	2004/02/17
-	233		USPAT;	2004/02/17
	1	and (ground signal power) adj (plane	EPO; JPO	18:09
	1	layer film)) and dielectric and		
	1	laminat\$3) and copper) and (polyphenylene	1	
1		resin)		

Standards Conferences Careers/Jobs

Welcome United States Patent and Trademark Office

Help FAQ Terms IEEE Peer Review Quick Links

» Search Results

Welcome to IEEE Xplore*

- O- Home
- O- What Can I Access?
- O- Log-out

Tables of Contents

- O Journals & Magazines
- O- Conference Proceedings
- O- Standards

Search

- O- By Author
- C) Basic
-) Advanced

Member Services

- O- Join IEEE
- O- Establish IEEE Web Account
- O- Access the IEEE Member Digital Library

Your search matched 15 of 1003743 documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

circuit and board and signal and ground and power and

Search

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 Radiation from printed circuit board edge structures

Gisin, F.; Pantic-Tanner, Z.;

Electromagnetic Compatibility, 2001. EMC. 2001 IEEE International Symposium

on , Volume: 2 , 13-17 Aug. 2001

Pages:881 - 883 vol.2

[Abstract] [PDF Full-Text (640 KB)] IEEE CNF

2 Wiring statistics and printed wiring board thermal conductivity

Nelson, R.D.;

Semiconductor Thermal Measurement and Management, 2001. Seventeenth Annual IEEE Symposium, 20-22 March 2001

Pages: 252 - 260

[Abstract] [PDF Full-Text (824 KB)] IEEE CNF

3 Ground starvation effects on multi-layer PCBs

O'Sullivan, C.; Lee, N.;

Electromagnetic Compatibility, 2000. IEEE International Symposium on, Volume:

1, 21-25 Aug. 2000

Pages:113 - 116 vol.1

[Abstract] [PDF Full-Text (284 KB)] IEEE CNF

4 Investigation of the effectiveness of DC power bus interplane capacitance in reducing radiated EMI from multi-layer PCBs

O'Sullivan, C.B.; Musladin, M.;

Electromagnetic Compatibility, 1997. IEEE 1997 International Symposium on , 18-22 Aug. 1997

Pages: 293 - 297

[Abstract] [PDF Full-Text (416 KB)] IEEE CNF

5 Multichip Packaging Design for VLSI-Based Systems

Bartlett, C.; Segelken, J.; Teneketges, N.;

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on [see

also IEEE Trans. on Components, Packaging, and Manufacturing Technology, Part A, B, C], Volume: 10, Issue: 4, Dec 1987

Pages: 647 - 653

[Abstract] [PDF Full-Text (968 KB)] IEEE JNL

6 Simplified modeling of parallel plate resonances on multilayer printed circuit boards

Tarvainen, T.;

Electromagnetic Compatibility, IEEE Transactions on , Volume: 42 , Issue: 3 , Aug. 2000

Pages: 284 - 289

[Abstract] [PDF Full-Text (220 KB)] IEEE JNL

7 Reduction in radiated emission by symmetrical power-ground layer stack-up PCB with no open edge

Haga, S.; Nakano, K.; Hashimoto, O.;

Electromagnetic Compatibility, 2002 IEEE International Symposium on , Volume:

1, 19-23 Aug. 2002

Pages:262 - 267 vol.1

[Abstract] [PDF Full-Text (393 KB)] IEEE CNF

8 Improving signal integrity in circuit boards by incorporating absorbing materials

Weimin Shi; Adsure, V.; Yuzhe Chen; Kroger, H.;

Electronic Components and Technology Conference, 2001. Proceedings., 51st , 29

May-1 June 2001

Pages:1451 - 1456

[Abstract] [PDF Full-Text (260 KB)] IEEE CNF

9 Simultaneous switching noise suppression for high speed systems using embedded decoupling

Hobbs, J.M.; Windlass, H.; Sundaram, V.; Sungjun Chun; White, G.E.;

Swaminathan, M.; Tummala, R.R.;

Electronic Components and Technology Conference, 2001. Proceedings., 51st, 29

May-1 June 2001

Pages:339 - 343

[Abstract] [PDF Full-Text (1320 KB)] IEEE CNF

10 Composite effects of reflections and ground bounce for signal vias in multi-layer environment

Sheng-Mou Lin; Ruey-Beei Wu;

Microwave Conference, 2001. APMC 2001. 2001 Asia-Pacific , Volume: 3 , 3-6 Dec. 2001

Pages:1127 - 1130 vol.3

[Abstract] [PDF Full-Text (247 KB)] IEEE CNF

11 EMI resulting from signal via transitions through the DC power bus Wei Cui; Xiaoning Ye; Archambeault, B.; White, D.; Min Li; Drewniak, J.L.;

Electromagnetic Compatibility, 2000. IEEE International Symposium on , Volume: 2 , 21-25 Aug. 2000

Pages:821 - 826 vol.2

[Abstract] [PDF Full-Text (468 KB)] IEEE CNF

12 Escape routing from chip scale packages

Winkler, E.;

Electronics Manufacturing Technology Symposium, 1996., Nineteenth

IEEE/CPMT, 14-16 Oct. 1996

Pages: 393 - 401

[Abstract] [PDF Full-Text (832 KB)] IEEE CNF

13 Thermal evaluation of Θ_{1A} for varying board conductivity

Weed, K.; Kirkpatrick, A.;

Electronic Components and Technology Conference, 1996. Proceedings., 46th, 28-

31 May 1996

Pages: 792 - 797

[Abstract] [PDF Full-Text (560 KB)] IEEE CNF

14 High-leadcount, single- and multi-metal-layer TAB: design considerations

Mabin, K.A.;

Electronic Components and Technology Conference, 1992. Proceedings., 42nd , 18-

20 May 1992

Pages:372 - 376

[Abstract] [PDF Full-Text (304 KB)] IEEE CNF

15 Enhanced high speed performance from HDI thin film multichip modules

Bogatin, E.; Ghandi, P.; Weihe, G.; Szeto, S.; Lofdahl, C.;

Electronic Manufacturing Technology Symposium, 1989, Proceedings. Seventh

IEEE/CHMT International, 25-27 Sept. 1989

Pages:103B

[Abstract] [PDF Full-Text (104 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved



Standards Conferences Welcome **United States Patent and Trademark Office** » Search Results **Quick Links** FAQ Terms IEEE Peer Review Welcome to IEEE Xplore* O- Home Your search matched 16 of 1003743 documents. O- What Can A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in | Access? Descending order. O- Log-out Refine This Search: Tables of Contents You may refine your search by editing the current search expression or entering a Journals new one in the text box. & Magazines Search (multi layer or multilayer) and circuit and signal and group)- Conference ☐ Check to search within this result set **Proceedings** ()- Standards **Results Key:** JNL = Journal or Magazine CNF = Conference STD = Standard Search Or By Author O- Basic 1 Composite effects of reflections and ground bounce for signal vias in multi-layer environment Advanced Sheng-Mou Lin; Ruey-Beei Wu; Member Services Microwave Conference, 2001. APMC 2001. 2001 Asia-Pacific, Volume: 3, 3-6 Dec. 2001 O Join IEEE Pages:1127 - 1130 vol.3 C Establish IEEE

Establish IEEE
 Web Account

Access the IEEE Member Digital Library

2 A compact multilayer IC package model for efficient simulation, analysis, and design of high-performance VLSI circuits

Yungseon Eo; Eisenstadt, W.R.; Woojin Jin; Jinwoo Choi; Jongin Shim; Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on], Volume: 26, Issue: 4, Nov. 2003 Pages:392 - 401

[Abstract] [PDF Full-Text (1019 KB)] IEEE JNI

[Abstract] [PDF Full-Text (247 KB)] IEEE CNF

3 Reduction in radiated emission by symmetrical power-ground layer stack-up PCB with no open edge

Haga, S.; Nakano, K.; Hashimoto, O.;

Electromagnetic Compatibility, 2002 IEEE International Symposium on , Volume: 1 , 19-23 Aug. 2002

Pages:262 - 267 vol.1

[Abstract] [PDF Full-Text (393 KB)] IEEE CNF

4 Radiation from printed circuit board edge structures

Gisin, F.; Pantic-Tanner, Z.;

Electromagnetic Compatibility, 2001. EMC. 2001 IEEE International Symposium on , Volume: 2 , 13-17 Aug. 2001

Pages:881 - 883 vol.2

[Abstract] [PDF Full-Text (640 KB)] IEEE CNF

5 Ground starvation effects on multi-layer PCBs

O'Sullivan, C.; Lee, N.;

Electromagnetic Compatibility, 2000. IEEE International Symposium on , Volume: 1 , 21-25 Aug. 2000

Pages:113 - 116 vol.1

[Abstract] [PDF Full-Text (284 KB)] IEEE CNF

6 Investigation of the effectiveness of DC power bus interplane capacitance in reducing radiated EMI from multi-layer PCBs

O'Sullivan, C.B.; Musladin, M.;

Electromagnetic Compatibility, 1997. IEEE 1997 International Symposium on , 18-22 Aug. 1997

Pages: 293 - 297

[Abstract] [PDF Full-Text (416 KB)] IEEE CNF

7 Characterization of peripheral and core SSOs in a flip-chip package

Kollipara, R.; Lin, L.; Oehrle, G.;

Electrical Performance of Electronic Packaging, 1997., IEEE 6th Topical Meeting on , 27-29 Oct. 1997

Pages:121 - 124

[Abstract] [PDF Full-Text (264 KB)] IEEE CNF

8 Electrical characterization of multi-layer BGA packages for high speed, high switching activity applications

Wai-Yeung Yip; Jyh-Ming Jong; Tripathi, V.K.;

Electrical Performance of Electronic Packaging, 1996., IEEE 5th Topical

Meeting, 28-30 Oct. 1996

Pages:114 - 116

[Abstract] [PDF Full-Text (220 KB)] IEEE CNF

9 Electrical design methodology of a 407 pin multi-layer ceramic package

Quint, D.; Aziz, A.;

Electronic Components Conference, 1989. Proceedings., 39th , 22-24 May 1989 Pages:392 - 397

[Abstract] [PDF Full-Text (376 KB)] IEEE CNF

10 Design of a High Performance DIP-Like Pin Array Package for Logic Devices

Deisch, C.; Gogal, J.; Stafford, J.;

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on [see also IEEE Trans. on Components, Packaging, and Manufacturing Technology, Part A, B, C], Volume: 6, Issue: 3, Sep 1983

Pages: 305 - 308

[Abstract] [PDF Full-Text (856 KB)] IEEE JNL

11 Multichip Packaging Design for VLSI-Based Systems

Bartlett, C.; Segelken, J.; Teneketges, N.;

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on [see also IEEE Trans. on Components, Packaging, and Manufacturing Technology, Part A, B, C] , Volume: 10 , Issue: 4 , Dec 1987

Pages:647 - 653

[Abstract] [PDF Full-Text (968 KB)] IEEE JNL

12 Simplified modeling of parallel plate resonances on multilayer printed circuit boards

Tarvainen, T.;

Electromagnetic Compatibility, IEEE Transactions on , Volume: 42 , Issue: 3 , Aug. 2000

Pages: 284 - 289

[Abstract] [PDF Full-Text (220 KB)] IEEE JNL

13 Coupling of the ground bounce noise to the signal trace with via transition in partitioned power bus of PCB

Jiunn-Nan Hwang; Tzong-Lin Wu;

Electromagnetic Compatibility, 2002 IEEE International Symposium on , Volume:

2 , 19-23 Aug. 2002 Pages:733 - 736 vol.2

[Abstract] [PDF Full-Text (303 KB)] IEEE CNF

14 EMI resulting from signal via transitions through the DC power bus

Wei Cui; Xiaoning Ye; Archambeault, B.; White, D.; Min Li; Drewniak, J.L.; Electromagnetic Compatibility, 2000. IEEE International Symposium on , Volume: 2, 21-25 Aug. 2000

Pages:821 - 826 vol.2

[Abstract] [PDF Full-Text (468 KB)] IEEE CNF

15 Quasi-optical microstrip amplifiers based on multilayer coupled structures

Ivanov, T.; Mortazawi, A.; Signals, Systems, and Electronics, 1995. ISSSE '95, Proceedings., 1995 URSI International Symposium on , 25-27 Oct. 1995

Pages:99 - 102

[Abstract] [PDF Full-Text (248 KB)] IEEE CNF

1 2 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help_| FAQ| Terms | Back to Top

Copyright @ 2004 IEEE - All rights reserved